View 74ABT16260_486864.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74ABT16260/74ABTH16260 12-bit to 24-bit multiplexed D-type latches (3-State)
Product specification Supersedes data of 1996 Nov 20 IC23 Data Handbook 1998 Feb 10
Philips Semiconductors
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
FEATURES
* ESD protection exceeds 2000V per Mil-Std-883C, Method 3015;
exceeds 200V using machine model (C = 200pF, R = 0).
DESCRIPTION
The 74ABT16260/74ABTH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is alto useful in memory-interleaving applications. Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A to B direction. Address and/or data information can be stored using the internal storage latches. The latch enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch enable input is high, the latch is transparent. When the latch enable input goes low, the data present at the inputs is latched and remains latched until the latch enable input is returned high. To ensure the high-impedance state during power-up or power-down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver. The 74ABTH incorporates the bus hold feature. The 74ABT does not include bus hold feature. Both parts are available in 56-pin SSOP and TSSOP.
* Latch-up performance exceeds 500mA per JEDEC Standard
JESD-17.
* Distributed VCC and GND pin configuration minimizes high-speed
switching noise.
* Flow-through architecture optimizes PCB layout. * High-drive outputs (-32mA IOH, 64mA IOL). * 74ABTH16260 incorporates bus-hold inputs which eliminate the
need for external pull-up resistors.
* Package options:
- 56-pin plastic Shrink Small-Outline Package (SSOP) - 56-pin plastic Thin Shrink Small-Outline Package (TSSOP)
QUICK REFERENCE DATA
SYMBOL tPLH tPHL CIN COUT ICCZ PARAMETER Propagation delay nAx to nBx nBx to nAx CL = 50 pF VI = 0 V or VCC VI/O = 0 V or 5.0 V Outputs disabled CONDITIONS Tamb = 25C; GND = 0V TYPICAL 2.8 2.5 4 6 100 ns pF pF A UNIT
Input capacitance Output capacitance Total supply current
ORDERING INFORMATION
PACKAGES 56-Pin Plastic SSOP Type III 56-Pin Plastic TSSOP Type II 56-Pin Plastic SSOP Type III 56-Pin Plastic TSSOP Type II TEMPERATURE RANGE -40C to +85C -40C to +85C -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74ABT16260 DL 74ABT16260 DGG 74ABTH16260 DL 74ABTH16260 DGG NORTH AMERICA BT16260 DL BT16260 DGG BH16260 DL BH16260 DGG DWG NUMBER SOT371-1 SOT364-1 SOT371-1 SOT364-1
PIN DESCRIPTION
PIN NUMBER 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21 23, 24, 26, 31, 33, 34, 36, 37, 38, 40, 41, 42 6, 5, 3, 54, 52, 51, 49, 48, 47, 45, 44, 43 1, 29, 56 2, 27, 30, 55 SYMBOL An 1Bn 2Bn OEA, OE1B, OE2B LE1B, LE2B, LEA1B, LEA2B FUNCTION Data inputs/outputs (A) Data inputs/outputs (B1) Data inputs/outputs (B2) Output enable input (active low) Latch enable inputs
1998 Feb 10
2
853-2048-18945
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
PIN CONFIGURATION
OEA LE1B 2B3 GND 2B2 2B1 VCC A1 A2 1 2 3 4 5 6 7 8 9 56 OE2B 55 LEA2B 54 2B4 53 GND 52 2B5 51 2B6 50 VCC 49 2B7 48 2B8 47 2B9 46 GND 45 2B10 44 2B11 43 2B12 42 1B12 41 1B11 40 1B10 39 GND 38 1B9 37 1B8 36 1B7 35 VCC 34 1B6 33 1B5 32 GND 31 1B4 30 LEA1B 29 OE1B
FUNCTION TABLES B to A (OEB = H)
INPUTS 1B H L X X X X X 2B X X X H L X X SEL H H H L L L X LE1B H H L X X X X LE2B X X X H H L X OEA L L L L L L H OUTPUT A H L A0 H L A0 Z
A3 10 GND 11 A4 12 A5 13 A6 14 A7 15 A8 16 A9 17 GND 18 A10 19 A11 20 A12 21 VCC 22 1B1 23 1B2 24 GND 25 1B3 26 LE2B 27 SEL 28
A to B (OEA = H)
INPUTS A H L H L H L X X X X X LEA1B H H H H L L L X X X X LEA2B H H L L H H L X X X X OE1B L L L L L L L H L H L OE2B L L L L L L L H H L L OUTPUT 1B H L H L 1B0 1B0 1B0 Z Active Z Active 2B H L 2B0 2B0 H L 2B0 Z Z Active Active
SA00435
1998 Feb 10
3
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
LOGIC DIAGRAM (POSITIVE LOGIC)
LE1B LE2B LEA1B LEA2B OE2B OE1B OEA SEL 2 27 30 55 56 29 1 28
C1 G1 A1 8 1 1 1D 23 1B1
C1
1D
6 2B1
C1
1D
C1
1D
TO 11 OTHER CHANNELS
SA00436
1998 Feb 10
4
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
ABSOLUTE MAXIMUM RATINGS
Over operating free-air temperature range (unless otherwise specified)1 LIMITS SYMBOL VCC VI VO IO IIK IOK Tstg Supply voltage range Input voltage range Voltage range applied to any output in the high state or power-off state Current into any output in the low state Input clamp current Output clamp current Maximum power dissipation at Tamb = 55C (in still air) Storage temperature range VI < 0 VO < 0 see Note 3 -65 see Note 2 PARAMETER CONDITIONS MIN -0.5 -0.5 -0.5 MAX 7 7 5.5 128 -18 -50 1.4 +150 UNIT V V V mA mA mA W C
NOTES: 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils.
RECOMMENDED OPERATING CONDITIONS1
LIMITS SYMBOL VCC VIH VIL VI IOH IOL t/v t/VCC Tamb Supply voltage High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise or fall rate Power-up ramp rate Operating free-air temperature Outputs enabled 200 -40 +85 0 PARAMETER MIN 4.5 2 0.8 VCC -32 64 10 MAX 5.5 UNIT V V V V mA mA ns/V s/V C
NOTE: 1. Unused or floating inputs must be held high or low.
1998 Feb 10
5
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
DC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITIONS Tamb = +25C Min VIK VOH VOL II Input clamp voltage High-level output voltage Low-level output voltage g Input leakage current VCC = 4.5V; IIK = -18mA VCC = 4.5V; IOH = -3mA; VI = VIL or VIH VCC = 5.0V; IOH = -3mA; VI = VIL or VIH VCC = 4.5V; IOH = -32mA; VI = VIL or VIH VCC = 4.5V; IOL = 64mA; VI = VIL or VIH VCC = 5.5V; VI = VCC or GND VCC = 5.5V; VI = VCC or GND VCC = 4.5V; VI = 0.8V IHOLD IOFF IPU/IPD IOZH IOZL ICEX IO Bus Hold current Power-off leakage current Power-up/down 3-State output current 3-State output High current 3-State output Low current Output high leakage current Output current1 VCC = 4.5V; VI = 2.0V VCC = 5.5V; VI = 0 to 5.5V VCC = 0.0V; VO or VI 4.5V VCC = 2.0V; VO = 0.5V; VI = GND or VCC; VOE = VCC VCC = 5.5V; VO = 2.7V; VI = VIL or VIH VCC = 5.5V; VO = 0.5V; VI = VIL or VIH VCC = 5.5V; VO = 5.5V; VI = GND or VCC VCC = 5.5V; VO = 2.5V VCC = 5.5V; Outputs High, VI = GND or VCC ICC Quiescent supply current su ly VCC = 5.5V; Outputs Low, VI = GND or VCC VCC = 5.5V; Outputs 3-State; VI = GND or VCC ICC Additional supply current per input pin2 Outputs enabled, one input at 3.4V, other inputs at VCC or GND; VCC = 5.5V -50 -100 0.2 8 0.1 0.1 Control pins Data pins A or B ports 75 -75 500 5.0 60 1.0 -1.0 100 200 10 -10 50 -225 1.5 19 1.0 1.5 -50 2.5 3.0 2.0 Typ -0.8 2.9 3.4 2.4 0.42 0.01 0.55 1 3 75 -75 500 100 200 10 -10 50 -225 1.5 19 1.0 1.5 mA mA A A A A A mA A Max -1.2 2.5 3.0 2.0 0.55 1 5 Tamb = -40C to +85C Min Max -1.2 V V V V V A A UNIT
NOTES: 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second. 2. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND. 3. This is the bus hold minimum overdrive current required to force the input to the opposite logic state.
1998 Feb 10
6
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
AC ELECTRICAL CHARACTERISTICS
Over recommended operating free-air temperature range (unless otherwise noted) PARAMETER SYMBOL tPLH tPHL tPLH tPHL tPLH FROM (INPUT) A or B TO (OUTPUT) B or A VCC = 5V, Tamb = 25C MIN 1 1 1.1 LE SEL (B1) SEL (B2) SEL (B1) tPHL tPZH tPZL tPHZ tPLZ SEL (B2) OE A or B A A A A A or B 1.1 1.3 1.1 1.5 1.6 1 1.6 2.2 OE A or B 1.3 TYP 2.8 2.5 3.2 3.2 3.2 2.8 3.0 2.6 2.9 2.2 4.1 3.2 MAX 4.8 5 4.9 4.9 4.6 4.9 4.4 5.1 4.7 5.1 5.4 4.4 Tamb = -40C to +85C MIN 1 1 1.1 1.1 1.3 1.1 1.5 1.6 1 1.6 2.2 1.3 MAX 5.6 5.9 5.8 5.3 5.3 6 4.4 5.9 5.7 5.8 6.4 4.8 UNIT ns ns ns ns ns ns ns ns ns ns ns ns
AC SETUP CHARACTERISTICS
Over recommended operating free-air temperature range (unless otherwise noted) SYMBOL tw tsu th PARAMETER Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high Setup time, data before LE1B, LE2B, LEA1B, or LEA2B Hold time, data after LE1B, LE2B, LEA1B, or LEA2B VCC = 5V, Tamb = 25C MIN 3.3 1.5 1 MAX Tamb = -40C to +85C MIN 3.3 1.5 1 MAX UNIT ns ns ns
1998 Feb 10
7
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
AC WAVEFORMS
VM = 1.5V for all waveforms The outputs are measured one at a time with one transition per measurement.
3V tw 3V INPUT VM VM 0V DATA INPUT VM VM 0V tsu th 3V TIMING INPUT VM 0V
SA00437
SA00439
Figure 1. Pulse duration
Figure 3. Setup and hold times
3V INPUT VM tPLH VM 0V tPHL VOH OUTPUT VM VM VOL tPHL tPLH VOH OUTPUT VM VM VOL OUTPUT WAVEFORM 2 S1 AT OPEN OUTPUT WAVEFORM 1 S1 AT 7V tPZH tPZL tPLZ OUTPUT CONTROL VM VM
3V
0V
3.5V VM tPHZ VOH VM VOH - 0.3V 0V VOL + 0.3V
VOL
SA00438
SA00440
All input pulses are supplied by generators having the following characteristics: PRR 10MHz, ZO = 50, tr 2.5ns, tf 2.5ns. Figure 2. Propagation delay times; inverting and non-inverting outputs
Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. Figure 4. Enable and disable times; low- and high-level enabling
TEST LOAD CIRCUIT
7V 500 FROM OUTPUT UNDER TEST S1 OPEN GND
CL = 50pF (INCLUDES PROBE AND JIG CAPACITANCE)
500
TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH
S1 Open 7V Open
Load Circuit for Outputs Figure 5. Test load circuit
SA00441
1998 Feb 10
8
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm
SOT371-1
1998 Feb 10
9
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm
SOT364-1
1998 Feb 10
10
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
NOTES
1998 Feb 10
11
Philips Semiconductors
Product specification
12-bit to 24-bit multiplexed D-type latches (3-State)
74ABT16260 74ABTH16260
Data sheet status
Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Production
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-03339
Philips Semiconductors
1998 Feb 10 12

▲Up To Search▲

Price & Availability of 74ABT16260

	To Download 74ABT16260 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .